

PG166-A02

TU116,192b GDDR6 2CHx16,90W/120W
DVI-D DL + HDMI + DP

TABLE OF CONTENTS

Page Description

1	Table of Contents
2	Block Diagram
3	PCI Express
4	MEMORY: GPU FB_AB
5	MEMORY: FBA[31:0]
6	MEMORY: FBA[63:32]
7	MEMORY: FBB[31:0]
8	MEMORY: FBB[63:32]
9	MEMORY: GPU FB_CD
10	MEMORY: FBC[31:0]
11	MEMORY: FBC[63:32]
12	GPU PWR & GND
13	GPU DECOUPLING 1
14	GPU DECOUPLING 2
15	IO: IFPAB DVI-D-DL
16	IO: IFPA DP
17	IO: IFPB DP
18	IO: IFPE & IFPF NC
19	IO: IFPC HDMI
20	IO: IFPD DP
21	IO: NVHS INTERFACE AND FRAME LOCK
22	MISC1: JTAG,GPIO,ADC,I2C,OVERT
23	MISC2: ROM, XTAL,STRAPS
24	PS: 1V8_AON
25	PS: 5V


Page Description

26	PS: PEXVDD
27	PS: FBVDDQ
28	PS: FBVDDQ PH2
29	PS: FBVDDQ VR option
30	PS: NVVDD Controller
31	PS: NVVDD Phase 1,3
32	PS: NVVDD Phase 2
33	PS: Input, Filtering, and Monitoring
34	PS: STEERING, UPB & HOT-UNPLUG
35	SEQ: 1V8_AON, 3V3_SEQ, NV3V3, DDC_5V, DP_AUX_PROT
36	SEQ: NVVDD, PEX, FBVDDQ ENABLE
37	SEQ: MISC
38	FAN
39	PS: OVRM_PWR SENSE
40	PS: Voltage Monitor
41	MECH



Page Description




V385-1.0	Change List
12	R519~ R522 chang to 0402
22	Add LOGO_LED_BRAKE Remove GPIO25_FBVDD_PSI*
27	Remove up1666 & Add L-MOS
28	Remove FBVDD Phase2
33	Add Fuse for 12V_F & 12V_PEX6 Remove OPTION FOR TGP 75W SUPPORT Change J9/L42/L53 footprint
38	Add U250 Remove 2-PIN FAN



MICRO-STAR INT'L CO.,LTD			
MS-V385			
Size	Document Description	Rev	
Custom	TABLE	1.0	
Date: Friday, September 27, 2019		Sheet 1 of 41	





NV POWER SUPPLY















Use NC pin to Improve NVVDD,FBVDDQ,1V8 PDN
FOR TU116 Only









FBVDDQ





NVDD




1V8_AON






NVDD





MICRO-STAR INT'L CO., LTD		
MS-V385		
Size	Document Description	Rev
Custom	IFPA DP	1.0
Date: Tuesday, October 01, 2019		Sheet 16 of 41





STRAP2	STRAP1	STRAP0	RAMCFG[4:0]
L	L	L	00000
L	L	H	00001
L	H	L	00010
L	H	H	00011
H	H	L	00110
H	H	H	00111
L	L	M	01000

STRAP2	STRAP1	STRAP0	RAMCFG[4:0]
L	L	L	0000
L	L	H	0001
L	H	L	0010
L	H	H	0011
H	H	L	0110
H	H	H	0111
L	L	M	1000
L	M	L	1001

ROM_SO	ROM_SI	ROM_SCLK	DUMMY[2:0].FS_OVERT	1.ENABLE 0.DISABLE
L	L	L	XXX1	FS_OVERT ENABLE
L	L	M	XXX0	FS_OVERT DISABLE

STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
M	H	H	1	1	1	1
M	H	L	1	1	1	0
M	L	H	1	1	0	1
M	L	L	1	1	0	0
L	H	M	1	0	1	1
L	M	H	1	0	1	0
L	L	M	1	0	0	0
H	H	H	0	1	1	1
H	H	L	0	1	1	0
H	L	H	0	1	0	1
H	L	L	0	1	0	0
L	H	H	0	0	1	1
L	H	L	0	0	1	0
L	L	H	0	0	0	1 DEFAULT
L	L	L	0	0	0	0





H=High :Tied to 1.8V
M=Middle:Tied to 0.9V
L=Low :Tied to 0V

1:SMB_ALT_ADDR ENABLE
0:SMB_ALT_ADDR DISABLE

1:DEVID_SEL REBRAND
0:DEVID_SEL ORIGINAL

1:PCIE_CFG LOW POWER
0:PCIE_CFG HIGH POWER


1:VGA_DEVICE ENABLE
0:VGA_DEVICE DISABLE




OVR0

039-0146-000: 10uF 10V X5R 0805 (in spreadsheet)
039-0210-000: 22uF 6.3V X5R 0805 (NOT in spreadsheet)

190-1025-000: 7x8, 1uH,
2mm
190-1162-000: 7x8, 2.2uH,
5mm





$$0.6V \cdot (1 + 20K/10K) = 1.8V$$




PEX_VDD Switcher

ADD 3 MORE MLCC
3V3 F is Far Away From Source






	MICRO-STAR INT'L CO.,LTD MS-V385		
	Size Custom	Document Description PS: PEXVDD	Rev 1.0
	Date: Tuesday, October 01, 2019		Sheet 26 of 41



Remove uP1666


MICRO-STAR INT'L CO.,LTD			
MS-V385			
Size	Document Description	Rev	
Custom	PS: FBVDDQ	1.0	
Date:	Tuesday, October 01, 2019	Sheet	27 of 41






MICRO-STAR INT'L CO.,LTD
MS-V385

Size Custom	Document Description PS: FBVDDQ	Rev 1.0
Date: Friday, September 27, 2019	Sheet 29 of 41	




MICRO-STAR INT'L CO.,LTD
MS-V385








Size Custom	Document Description PS: NVDD CTR	Rev 1.0
Date: Tuesday, October 01, 2019		Sheet 30 of 41




PH1







	MICRO-STAR INT'L CO.,LTD		
	MS-V385		
	Size Custom	Document Description PS: NVDD PH1&3	Rev 1.0
Date: Friday, September 27, 2019		Sheet 31 of 41	







MICRO-STAR INT'L CO.,LTD			
MS-V385			
Document Description	Rev		
PS: NVDD PH2	1.0		
Friday, September 27, 2019	Sheet	32	of 41















MODE PIN STATUS	MULTIPLEXER OPERATION
LOW	DEVICE A
TRI-STATE(FLOATING)	STAND-ALONE
HIGH	DEVICE B

ENABLE PIN STATUS	MULTIPLEXER OPERATION
LOW	FULLY FUNCTIONAL
TRI-STATE(FLOATING)	LIMITED FUNCTION
HIGH	STANDBY



Route the trace to PEX3 Golden Finger

MICRO-STAR INT'L CO.,LTD		
MS-V385		
Size	Document Description	Rev
Custom	SEQUENCE:Voltage Monitor	1.0
Date: Friday, September 27, 2019		Sheet 40 of 41

